# Architectures and instruction sets

## Computer architecture taxonomy.Assembly language.

### von Neumann architecture

- Memory holds data, instructions.
- Central processing unit (CPU) fetches instructions from memory.
  - Separate CPU and memory distinguishes programmable computer.
- CPU registers help out: program counter (PC), instruction register (IR), generalpurpose registers, etc.

© 2000 Morgan Kaufman

### **CPU + memory**



© 2000 Morgan Kaufman

### **Harvard architecture**



© 2000 Morgan Kaufman

### von Neumann vs. Harvard

- Harvard can't use self-modifying code.
- Harvard allows two simultaneous memory fetches.
- Most DSPs use Harvard architecture for streaming data:
  - greater memory bandwidth;
  - more predictable bandwidth.

### **RISC vs. CISC**

Complex instruction set computer (CISC):

- many addressing modes;
- many operations.
- Reduced instruction set computer (RISC):
  - load/store;
  - pipelinable instructions.

### Instruction set characteristics

Fixed vs. variable length.
Addressing modes.
Number of operands.
Types of operands.

### **Programming model**

- Programming model: registers visible to the programmer.
- Some registers are not visible (IR).

### **Multiple implementations**

Successful architectures have several implementations:

- varying clock speeds;
- different bus widths;
- different cache sizes;

etc.

### **Assembly language**

- One-to-one with instructions (more or less).
- Basic features:
  - One instruction per line.
  - Labels provide names for addresses (usually in first column).
  - Instructions often start in later columns.
  - Columns run to end of line.

© 2000 Morgan Kaufman

# ARM assembly language example

label1

ADR r4,c LDR r0,[r4]; a comment ADR r4,d LDR r1,[r4] SUB r0,r0,r1 ; comment

#### destination

© 2000 Morgan Kaufman

### **Pseudo-ops**

Some assembler directives don't correspond directly to instructions:

- Define current address.
- Reserve storage.

Constants.

### Pipelining

# Execute several instructions simultaneously but at different stages. Simple three-stage pipe:



© 2000 Morgan Kaufman

### **Pipeline complications**

- May not always be able to predict the next instruction:
  - Conditional branch.
- Causes bubble in the pipeline:



### Superscalar

- RISC pipeline executes one instruction per clock cycle (usually).
- Superscalar machines execute multiple instructions per clock cycle.
  - Faster execution.
  - More variability in execution times.
  - More expensive CPU.

### Simple superscalar

Execute floating point and integer instruction at the same time.

- Use different registers.
- Floating point operations use their own hardware unit.
- Must wait for completion when floating point, integer units communicate.



- Good news---can find parallelism at run time.
  - Bad news---causes variations in execution time.
- Requires a lot of hardware.
   n<sup>2</sup> instruction unit hardware for n-instruction parallelism.

### **Finding parallelism**

Independent operations can be performed in parallel: r1r2r3r0ADD r0, r0, r1 +ADD r2, r2, r3 r3ADD r6, r4, r0 r0

+

 $r_{0}$ 

© 2000 Morgan

Kaufman

### **Pipeline hazards**

• Two operations that require the same resource cannot be executed in parallel:



### Scoreboarding

### Scoreboard keeps track of what instructions use what resources:

	Reg file	ALU	FP
instr1	X	X	
instr2			X

### **Order of execution**

### In-order:

Machine stops issuing instructions when the next instruction can't be dispatched.

#### Out-of-order:

- Machine will change order of instructions to keep dispatching.
- Substantially faster but also more complex.

### **VLIW** architectures

Very long instruction word (VLIW) processing provides significant parallelism.
Rely on compilers to identify parallelism.

### What is VLIW?

## Parallel function units with shared register file:





#### Organized into clusters to accommodate available register bandwidth:



© 2000 Morgan Kaufman

### **VLIW and compilers**

- VLIW requires considerably more sophisticated compiler technology than traditional architectures---must be able to extract parallelism to keep the instructions full.
- Many VLIWs have good compiler support.

### **Static scheduling**



#### expressions

© 2000 Morgan Kaufman Overheads for *Computers as Components* 

#### instructions

### **Trace scheduling**



Rank paths in order of frequency.

Schedule paths in order of frequency.

© 2000 Morgan Kaufman

### EPIC

## EPIC = Explicitly parallel instruction computing.

- Used in Intel/HP Merced (IA-64) machine.
  - Incorporates several features to allow machine to find, exploit increased parallelism.

### **IA-64 instruction format**

Instructions are bundled with tag to indicate which instructions can be executed in parallel:

© 2000 Morgan Kaufman

### **Memory system**

### CPU fetches data, instructions from a memory hierarchy:



© 2000 Morgan Kaufman

# Memory hierarchy complications

- Program behavior is much more statedependent.
  - Depends on how earlier execution left the cache.
- Execution time is less predictable.Memory access times can vary by 100X.