




ΓΑΒ LAB

22 Οκτωβρίου 2025

Λογική Σχεδίαση

Δυαδική λογική
Λογικές πύλες



Σημαντική ημερομηνία

◦ Τετάρτη, 29 Οκτωβρίου

- Απλοποίηση και ελαχιστοποίηση δυαδικών συναρτήσεων


yz	00	01	11	10
wx				
00	0	0	0	0
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X

Σημαντική ημερομηνία

- **Τετάρτη, 26 Νοεμβρίου, 09:00**
- Εξέταση προόδου. Προσοχή στην ώρα!!



Δυαδική λογική



Bit

- bit – **b**inary digit
 - **1 / 0**
- Ναι / Όχι
- Σωστό / Λάθος
- Άσπρο / Μαύρο
- κλπ.



Μεταβλητές

- X
- HavingUmbrella
- CurrentlyRaining
- Tall
- Happy



Πράξεις

- OR
 - $x + y$
 - **δεν το διαβάζουμε «και»!**
- AND
 - $x * y$
 - xy
 - **επίσης δεν το διαβάζουμε «και»!**
- NOT '
 - x'

Προτεραιότητα πράξεων

1. $()$
2. $'$
3. $*$
4. $+$

HavingUmbrella + CurrentlyRaining'

HavingUmbrella OR (NOT CurrentlyRaining)



Πίνακας αληθείας

AND

x	y	xy
0	0	0
0	1	0
1	0	0
1	1	1

OR


x	y	x+y
0	0	0
0	1	1
1	0	1
1	1	1


NOT



x	x'
0	1
1	0


Λογικές πύλες

- Ηλεκτρονικά κυκλώματα
- Μία ή περισσότερες εισοδοι
- Μία έξοδος
- 2 διακριτές περιοχές τιμών







Name	Graphic Symbol	Algebraic Function	Truth Table															
AND		$F = A \cdot B$ or $F = AB$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	F	0	0	0	0	1	0	1	0	0	1	1	1
A	B	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR		$F = A + B$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	F	0	0	0	0	1	1	1	0	1	1	1	1
A	B	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
NOT		$F = \bar{A}$ or $F = A'$	<table><tr><th>A</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	F	0	1	1	0									
A	F																	
0	1																	
1	0																	
NAND		$F = (\overline{AB})$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	F	0	0	1	0	1	1	1	0	1	1	1	0
A	B	F																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR		$F = \overline{(A + B)}$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	F	0	0	1	0	1	0	1	0	0	1	1	0
A	B	F																
0	0	1																
0	1	0																
1	0	0																
1	1	0																




IRL

- ο Πύλη NOT







DM7404 Hex Inverting Gates



DM7404 Hex Inverting Gates



FAIRCHILD
SEMICONDUCTOR INC.

August 1986
Revised February 2000

DM7404
Hex Inverting Gates

General Description
This device contains six independent gates each of which performs the logic INVERT function.

Ordering Code:

Order Number	Package Number	Package Description
DM7404M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM7404N	N14A	14-Lead Plastic Dual-In-Line Package (DIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tube and Pin-Grid Array by appending the suffix letter "T" to the ordering code.

Connection Diagram

Function Table


$Y = \bar{A}$

Inputs	Output
A	Y
L	H
H	L

H = HIGH Logic Level
L = LOW Logic Level

© 2000 Fairchild Semiconductor Corporation DS006494 www.fairchildsemi.com

Connection Diagram



Function Table

$$Y = \bar{A}$$

Inputs	Output
A	Y
L	H
H	L

DM7404

Absolute Maximum Ratings(note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Norm	Max	Units
V_{CC}	Supply Voltage	4.75	5	5.25	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			-15.8	mA
I_{OL}	LOW Level Output Current			15	mA
T_A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)



Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -12 \text{ mA}$			-1.8	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = \text{Max}$ $V_{IL} = \text{Min}$	2.4	3.4		V
V_{OL}	LOW Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OL} = \text{Max}$ $V_{IH} = \text{Min}$		0.2	0.4	V
I_I	Input Current @ Max input voltage	$V_{OH} = \text{Max}$, $V_I = 5.5 \text{ V}$			1	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = \text{Max}$, $V_I = 2.4 \text{ V}$			40	μA
I_{IL}	LOW Level Input Current	$V_{CC} = \text{Max}$, $V_I = 0.4 \text{ V}$			-1.8	mA
I_{SH}	Short Circuit Output Current	$V_{OH} = \text{Max}$ (Note 3)	-18		-66	mA
I_{OZH}	Quiescent Current with Outputs HIGH	$V_{CC} = \text{Max}$		8	12	mA
I_{OZL}	Quiescent Current with Outputs LOW	$V_{CC} = \text{Max}$		15	22	mA

Note 2: All typicals are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

Note 3: Not more than one output should be shorted at a time.

Switching Characteristicsat $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ \text{C}$

Symbol	Parameter	Conditions	Min	Max	Units
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$C_L = 15 \text{ pF}$ $R_b = 400 \Omega$		22	ns
t_{PLL}	Propagation Delay Time HIGH-to-LOW Level Output			18	ns



Άλλες πύλες

- Δυνατότητα και κόστος
- Μαθηματικές ιδιότητες
 - Δυνατότητα επέκτασης αριθμού εισόδων
 - Χρηστικότητα



Θέματα υλοποίησης

- Θετική και αρνητική λογική
- Επίπεδα ολοκλήρωσης
 - Small Scale Integration (SSI)
 - <10
 - Large Scale Integration (LSI)
 - <10.000
 - Very Large Scale Integration (VLSI)
 - >10.000

Οικογένειες

- Transistor-Transistor Logic (TTL)
 - Πρότυπη
- Emitter-Coupled Logic (ECL)
 - Ταχύτητα
- Metal-Oxide-Semiconductor (MOS)
 - Πυκνότητα
- Complementary MOS (CMOS)
 - Κατανάλωση

Μέτρα απόδοσης

- Fan-in
- Standard load
- Fan-out
- Power dissipation
- Propagation delay
- Noise margin

